


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	600				
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	4.4			
Q _g (Max.) (nC)	18				
Q _{gs} (nC)	3.0				
Q _{gd} (nC)	8.9				
Configuration	Single				

TO-220 FULLPAK





N-Channel MOSFET

FEATURES

- Isolated Package
- High Voltage Isolation = 2.5 kV_{RMS} (t = 60 s; f = 60 Hz)



COMPLIANT

- Sink to Lead Creepage Distance = 4.8 mm
- Dynamic dV/dt Rating
- Low Thermal Resistance
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. The isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free	IRFIBC20GPbF
	SiHFIBC20G-E3
SnPb	IRFIBC20G
	SiHFIBC20G

ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, u	nless otherw	ise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	600	V	
Gate-Source Voltage			V _{GS}	± 20	v	
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	I _D	1.7		
	V _{GS} at 10 V	$T_C = 100 \ ^{\circ}C$		1.1	А	
Pulsed Drain Current ^a			I _{DM}	6.8		
Linear Derating Factor				0.24	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	84	mJ	
Repetitive Avalanche Current ^a			I _{AR}	1.7	A	
Repetitive Avalanche Energy ^a			E _{AR}	3.0	mJ	
Maximum Power Dissipation	T _C =	25 °C	P _D 30		W	
Peak Diode Recovery dV/dt ^c			dV/dt	3.0	V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	**		
Soldering Recommendations (Peak Temperature)	for 10 s		-	300 ^d	°C	
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 53 mH, $R_G = 25 \Omega$, $I_{AS} = 1.7 \text{ A}$ (see fig. 12).

c. $I_{SD} \le 2.2$ A, dl/dt ≤ 40 A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



PARAMETER	SYMBOL	TYP		MAX.			UNIT	
Maximum Junction-to-Ambient	R _{thJA}		•	65				
Maximum Junction-to-Case (Drain)	R _{thJC}		- 4.1				°C/W	
	· injc							
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless other	wise noted						
PARAMETER	SYMBOL	TES	T CONDITI	ONS	MIN.	TYP.	MAX.	UNIT
Static		•						
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 2	50 μA	600	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	e to 25 °C,	I _D = 1 mA	-	0.88	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 2	250 μΑ	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	$V_{\rm GS} = \pm 20$	V	-	-	± 100	nA
Zerra Osta Malla na Ducia Osmanl		V _{DS} =	600 V, V _G	₈ = 0 V	-	-	100	
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 480 V	′, V _{GS} = 0 V	, T _J = 125 °C	-	-	500	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D	= 1.0 A ^b	-	-	4.4	Ω
Forward Transconductance	g _{fs}	V _{DS} =	= 50 V, I _D =	1.0 A ^b	1.4	-	-	S
Dynamic					<u> </u>	ı	L	
Input Capacitance	Ciss	N 0.1		-	350	-		
Output Capacitance	C _{oss}	1	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$		-	48	-	1
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5 f = 1.0 MHz		-	8.6	-	рF	
Drain to Sink Capacitance	C			-	12	-		
Total Gate Charge	Qg				-	-	18	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		$0 \text{ A}, \text{ V}_{\text{DS}} = 360 \text{ V},$	-	-	3.0	nC
Gate-Drain Charge	Q _{gd}	see fig		ig. 6 and 13 ^b	-	-	8.9	1
Turn-On Delay Time	t _{d(on)}				-	10	-	
Rise Time	t _r		300 V, I _D =		-	23	-	1
Turn-Off Delay Time	t _{d(off)}	– R _G =	$R_{G} = 18\Omega, R_{D} = 150 \Omega,$ see fig. 10 ^b		-	30	-	ns
Fall Time	t _f	see iig. 10		-	25	-	1	
Internal Drain Inductance	L _D	6 mm (0.25") f	Between lead, 6 mm (0.25") from		-	4.5	-	
Internal Source Inductance	Ls	die contact		-	7.5	-	nH	
Drain-Source Body Diode Characteristic	s	•						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the		-	-	1.7	A	
Pulsed Diode Forward Currenta	I _{SM}	p - n junction diode			-	-		6.8
Body Diode Voltage	V_{SD}	$T_{\rm J}$ = 25 °C, $I_{\rm S}$ = 1.7 A, $V_{\rm GS}$ = 0 V ^b			-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T 05 00 1			-	290	580	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$T_{J} = 25 \text{ °C}, I_{F} = 2.0 \text{ A}, dI/dt = 100 \text{ A}/\mu s^{b}$		-	0.65	1.3	μC	
Forward Turn-On Time	t _{on}	Intrinsic tu	-on is don	ninated by	vlaandl	-)		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix






Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, $T_C = 150$ °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms





Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case



bs

Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91179.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.